JPH0131743B2 - - Google Patents

Info

Publication number
JPH0131743B2
JPH0131743B2 JP56036576A JP3657681A JPH0131743B2 JP H0131743 B2 JPH0131743 B2 JP H0131743B2 JP 56036576 A JP56036576 A JP 56036576A JP 3657681 A JP3657681 A JP 3657681A JP H0131743 B2 JPH0131743 B2 JP H0131743B2
Authority
JP
Japan
Prior art keywords
circuit
code
partial response
violation
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56036576A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57152257A (en
Inventor
Eiichi Kobayashi
Shinichi Koike
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56036576A priority Critical patent/JPS57152257A/ja
Publication of JPS57152257A publication Critical patent/JPS57152257A/ja
Publication of JPH0131743B2 publication Critical patent/JPH0131743B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/497—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems by correlative coding, e.g. partial response coding or echo modulation coding transmitters and receivers for partial response systems

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Dc Digital Transmission (AREA)
JP56036576A 1981-03-16 1981-03-16 Block synchronization system Granted JPS57152257A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56036576A JPS57152257A (en) 1981-03-16 1981-03-16 Block synchronization system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56036576A JPS57152257A (en) 1981-03-16 1981-03-16 Block synchronization system

Publications (2)

Publication Number Publication Date
JPS57152257A JPS57152257A (en) 1982-09-20
JPH0131743B2 true JPH0131743B2 (en]) 1989-06-27

Family

ID=12473588

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56036576A Granted JPS57152257A (en) 1981-03-16 1981-03-16 Block synchronization system

Country Status (1)

Country Link
JP (1) JPS57152257A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61142834A (ja) * 1984-12-14 1986-06-30 Nec Corp 多チヤネル分離装置のチヤネル同期回路
US8699523B2 (en) 2011-08-01 2014-04-15 Cisco Technology, Inc. Inducing protocol violations for identifying a stream of information

Also Published As

Publication number Publication date
JPS57152257A (en) 1982-09-20

Similar Documents

Publication Publication Date Title
EP1715486B1 (en) Signal forming apparatus and method
GB1578635A (en) Dc free encoding for data transmission system
US4287596A (en) Data recovery system for use with a high speed serial link between two subsystems in a data processing system
CA1260145A (en) Synchronizing signal decoding
US4503546A (en) Pulse signal transmission system
US4481648A (en) Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks
JPH0131743B2 (en])
US4928289A (en) Apparatus and method for binary data transmission
GB2131656A (en) Dc cancellation in ternary-coded data systems
JPS6333818B2 (en])
JP2668968B2 (ja) フレーム同期方式
US4530094A (en) Coding for odd error multiplication in digital systems with differential coding
JPH08186554A (ja) 時分割多重伝送装置および復号化回路
JPS642306B2 (en])
JP2668967B2 (ja) フレーム同期方式
JPH0123016B2 (en])
JPH0787380B2 (ja) ＣＭｉ復号回路
JPS60144046A (ja) フレ−ム同期回路
JPH0345948B2 (en])
JPS61158249A (ja) 符号方式
JPS63284956A (ja) 光伝送方式
JPH0221183B2 (en])
JPS61133747A (ja) 符号誤り検出回路
JPS6027460B2 (ja) 準３値符号ワ−ド同期回路
JPS5869151A (ja) 復号化回路